

# Capacitive memory window for non-destructive read operation in ferroelectric capacitors for memory applications

S. Mukherjee<sup>1,2\*</sup>, J. Bizindavyi<sup>1</sup>, S. Clima<sup>1</sup>, M. I. Popovici<sup>1</sup>, Y. Xiang<sup>1</sup>, A. Belmonte<sup>1</sup>, F. Catthoor<sup>1,2,3</sup>, S. Yu<sup>4</sup>, V. Afanasiev<sup>1,2</sup>, and J. Van Houdt<sup>1,2</sup>

<sup>1</sup>imec, Leuven, Belgium; <sup>2</sup>KU Leuven, Leuven, Belgium; <sup>3</sup>NTU Athens, Athens, Greece; <sup>4</sup>Georgia Institute of Technology, Atlanta, USA.

CMOS back-end-of-line compatible hafnium zirconate (HZO)-based non-volatile ferroelectric (FE) capacitors (FeCAPs) show promise for both random access memory [1] and compute-in-memory applications [2-3]. However, the conventional data reading scheme in FeCAP involves FE polarization switching, which requires re-programming after data reading. Therefore, the read-endurance is limited by the maximum write-endurance, which is, unfortunately, still insufficient for RAM applications. Consequently, decoupling the read- from write-endurance would be beneficial for memory applications. The recently developed concept of a non-volatile capacitive memory window (CMW) promises to enable a non-destructive read operation (NDRO) in FeCAPs to achieve this decoupling [2-5].

The small-signal C-V response of a FeCAP shows a typical FE butterfly motif [6,7]. The positive and negative C-V branches cross at a voltage ( $V_{\text{CROSS}}$ ) where the average field in the FE becomes zero. We define the CMW at a read voltage ( $V_R \neq V_{\text{CROSS}}$ ) as the difference between the relative dielectric permittivity ( $\epsilon_r$ ) or capacitance values obtained from a FeCAP that was fully pre-polarized in a positive ( $P_+$ ) and negative ( $P_-$ ) polarization state, respectively:  $\text{CMW}_\Delta(V_R) = |\epsilon_+ - \epsilon_-|$  or  $|C_+ - C_-|$  [6,8]. In this work, we discuss ways to achieve and improve the CMW followed by the demonstration and understanding of NDRO.

We begin by exploring asymmetry engineering and  $V_R$  optimization to realize a non-volatile CMW in a metal-FE-metal (MFM) FeCAP (**Fig. 1(a)-(c)**) [6,8]. We then demonstrate that a higher remnant polarization ( $2P_R$ ) in MFM FeCAPs enhances the CMW [9,10]. To further boost the CMW, we integrate a semiconducting IGZO layer into the MFM stack (**Fig. 1(d)**) [11]. Using these optimized stacks, we demonstrate NDRO and confirm the decoupling of the read and write endurance in FeCAPs [8,11]. Finally, we investigate the impact of  $V_R$  dynamics on NDRO [8,12] and analyze the associated degradation mechanisms.

## References

- [1] M. I. Popovici et al., IEEE IEDM, CA, USA, 2022, DOI: 10.1109/IEDM45625.2022.10019525.
- [2] J. Hur et al., Adv. Intell. Syst., 4(8), 2100258, 2022.
- [3] Y-C Luo et al., IEEE Trans. Circuits Syst. II: Express Br, 69(3), 2022.
- [4] S. Deng et al., IEEE IEDM, CA, USA, 2023, DOI: 10.1109/IEDM45741.2023.10413855.
- [5] M. M. Dahan et al., IEEE IMW, CA, USA, 2025, DOI: 10.1109/IMW61990.2025.11026930.
- [6] S. Mukherjee et al., IEEE Electron Device Lett., 44(7), p. 1092, 2023.
- [7] S. Clima et al., IEEE Trans. Electron Devices, 69(9), p. 5345, 2022.
- [8] S. Mukherjee et al., IEEE IEDM, CA, USA, 2023, DOI: 10.1109/IEDM45741.2023.10413879.
- [9] S. Mukherjee et al., IEEE Electron Device Lett., 46(4), p. 576, 2025.
- [10] Y. Xiang et al., IEEE Trans. Electron Devices, 71(8), p. 4685–4691, 2024.
- [11] S. Mukherjee et al., IEEE IEDM, CA, USA, 2024, DOI: 10.1109/IEDM50854.2024.10873459.
- [12] S. Mukherjee et al., Elsevier Solid State Electron, 212, 108834, 2024.

\* Corresponding author email: shankha.mukherjee@imec.be




Fig. 1 (a) C-V response of a symmetric FeCAP, where the cross-over ( $V_{CROSS}$ ) happens at 0 V. (b) Asymmetry engineering shifts  $V_{CROSS}$  to a non-zero bias so that a non-zero CMW opens up near 0 V. (c) A non-zero CMW can also be realized by reading the capacitive states at a high non-zero  $V_R$ . However, one needs to optimize the  $V_R$  to maintain NDRO. (d) Insertion of a semiconductive layer (such as IGZO) in a MFM stack can improve the CMW. Here, depending on the polarization state of the FE, the semiconductor is either in accumulation or in depletion which further modulates the C-V response of the metal-FE-semiconductor-metal (MFSM) FeCAP and enhances the CMW.